



US 5,940,600A

United States Patent [19]

[11] Patent Number: 5,940,600

Staats et al.

[45] Date of Patent: Aug. 17, 1999

[54] ISOCHRONOUS CHANNEL HAVING A LINKED LIST OF BUFFERS

[75] Inventors: Erik P. Staats, Brookdale; Robin D. Lash, Milpitas, both of Calif.

[73] Assignee: Apple Computer, Inc., Cupertino, Calif.

[21] Appl. No.: 08/625,993

[22] Filed: Apr. 1, 1996

[51] Int. Cl.⁶ G06F 13/00

[52] U.S. CL. 395/287; 395/285; 395/280; 395/306; 395/309

[58] Field of Search 395/287, 250, 395/280, 306, 308, 800, 401, 200, 876, 309, 200.63; 370/56, 79, 91, 465, 395, 424

[56]

References Cited

U.S. PATENT DOCUMENTS

5,317,692	5/1994	Ashton et al.	395/200
5,406,559	4/1995	Edem et al.	370/91
5,440,556	8/1995	Edem et al.	370/79
5,452,420	9/1995	Engdahl et al.	395/285
5,566,169	10/1996	Rangan et al.	370/56
5,594,732	1/1997	Bell et al.	370/401
5,594,734	1/1997	Worsley et al.	370/395
5,617,418	4/1997	Shirani et al.	370/465
5,668,811	9/1997	Worsley et al.	370/424
5,754,789	5/1998	Nowatzky et al.	395/200.63
5,815,678	9/1998	Hoffman et al.	395/309

OTHER PUBLICATIONS

ISO/IEC 13213 ANSI/IEEE Standard 1212, "Information Technology — Microprocessor Systems — Control and Status Registers (CSR) Architecture For Microprocessor Buses", First Edition, pp. 1-125, (Oct. 5, 1994).

Philips Electronics et al. Digital Interface for Consumer Electronic Audio/Video Equipment Draft Version 2.0. IEEE 1394 Trade Association Meeting, pp. 1-47, Part 2 — pp. 1-6, (Oct. 1995).

High Performance Serial Bus Working Group of the Microprocessor and Microcomputer Standards Committee, "P1394 Standard for a High Performance Serial Bus", P1394 Draft 8.0v3, pp. 1-364, (Oct. 16, 1995).

Apple Computer, Inc., "Interim Draft, Designing PCI Cards and Drivers for Power Macintosh Computers", A8 Draft — Preliminary Information, pp. 1-372, (Mar. 9, 1995).

Primary Examiner—Glenn A. Auve

Assistant Examiner—Eric S. Thlang

Attorney, Agent, or Firm—Blakely, Sokoloff, Taylor & Zafman

[57] — SA ABSTRACT

A computer system consists of a plurality of nodes, each with an associated local host, coupled together with a plurality of point-to-point links. An isochronous data channel is established within the computer system between a first subset of the plurality of nodes. The isochronous data channel includes a linked list of buffers which are used as temporary storage locations for data transmitted on the isochronous data channel. Each node which is part of the isochronous data channel is configured as a sender or a receiver and data transmissions are commenced. The presence of isochronous data in the channel generates an interrupt which signals a central processing unit (CPU) that data is available. The data is transferred to an associated location within the linked list of buffers and the CPU then moves on to other tasks. In other embodiments, data is transferred using DMA techniques rather than interrupt driven events. Buffers can also be used to transmit isochronous data. EA

11 Claims, 4 Drawing Sheets

